

## 2<sup>nd</sup> International Symposium on Master Engineering \*\*Booklets\*\*



RENIECYT - LATINDEX - EBSCO - Research Gate - DULCINEA - CLASE - Sudoc - HISPANA - SHERPA UNIVERSIA - Google Scholar DOI - REDIB - Mendeley - DIALNET - ROAD - ORCID

## Title: Design and implementation of the debugging and scheduling logic section for a RISCV

## Author: RICO-GARCÍA, Paulina

## Pages: 17

BIMES Control Number: 2022-19

BIMES Classification (2022): 231122-0019

	ECORFAN-México, S.C.			Holdings		
	143 – 50 Itzopan Street		Mexico	Colombia	Guatemala	
	La Florida, Ecatepec Municipality	www.ecorfan.org		Colonibia	Guaterriaia	
	Mexico State, 55120 Zipcode		Bolivia	Cameroon	Democratic	
	Phone: +52   55 6 59 2296		Spain	El Salvador	Republic	
	Skype: ecorfan-mexico.s.c.		opa		перионе	
	E-mail: contacto@ecorfan.org		Ecuador	Taiwan	of Congo	
Fac	Facebook: ECORFAN-México S. C.		Peru	Damagnan	Niconomic	
	Twitter: @EcorfanC		i ei u	Paraguay	Nicaragua	







1. Introducción



5. Metodología



2. Motivación



6. Resultados



3. Antecedentes



7. Referencias



4. Objetivo General




## Introducción






## Introducción



Instrucción Ejecución



Simposio Internacional de Maestría en Ingeniería

#### **ANTECEDENTES**



## Beijing, China



- A fast on-chip debugging design for RISC-V processor
- A novel method for on-chip debugging based on RISC-V processor

## Warsaw, Poland



Serial Wire Debug Open Framework for Low–Level Embedded Systems Access

## Seúl, Corea

Reusable Embedded Debugger for 32bit RISC Processor Using the JTAG Boundary Scan Architecture








## Objetivo general

Diseñar e implementar la unidad lógica de depuración y programación para un procesador RISCV.

## JTAG






#### Estándar JTAG


Permite el control total del sistema objetivo a nivel de hardware.








## Metodología








### Referencias



- Antonio Varas, R. V. (Abril de 2021). Strengthening the Supply Chain for the Next Decade of Innovation. Semiconductor Industry Association (SIA).
- KUEN-JONG LEE, Z.-Y. L.-C. (Abril 4, 2022). A Secure JTAG Wrapper for SoC Testing and Debugging. IEEE-Access, 10.
- Panesar, G. (07 de Mayo de 2018). RISCV Debug Specification Tutorial. Barcelona.
- Shan Gao, D. W. (2022). A novel method for on-chip debugging based on RISC-V processor. EDP Sciences, 5.
- Shan Gao, W. X. (2021). A fast on-chip debugging design for RISC-V. Journal of Physics: Conference Series, 5.
- Tomasz CEDRO, M. K. (2012). LibSWD Serial Wire Debug Open Framework for Low–Level Embedded Systems Access. Federated Conference on Computer Science and Information Systems, 615-620.


## Von Neumann






## Harvard










Simposio Internacional de Maestría en Ingeniería


### Simposio Internacional de Maestría en Ingeniería 2022

## A fast on-chip debugging design for RISC-V processor



# A novel method for on-chip debugging based on RISC-V processor







#### © ECORFAN-Mexico, S.C.

No part of this document covered by the Federal Copyright Law may be reproduced, transmitted or used in any form or medium, whether graphic, electronic or mechanical, including but not limited to the following: Citations in articles and comments Bibliographical, compilation of radio or electronic journalistic data. For the effects of articles 13, 162,163 fraction I, 164 fraction I, 168, 169,209 fraction III and other relative of the Federal Law of Copyright. Violations: Be forced to prosecute under Mexican copyright law. The use of general descriptive names, registered names, trademarks, in this publication do not imply, uniformly in the absence of a specific statement, that such names are exempt from the relevant protector in laws and regulations of Mexico and therefore free for General use of the international scientific community. BIMES is part of the media of ECORFAN-Mexico, S.C., E: 94-443.F: 008- (www.ecorfan.org/booklets)