

Title: Design and implementation of the debugging and scheduling logic section for a RISCv

Author: RICO-GARCÍA, Paulina

Editorial label ECORFAN: 607-8695

BIMES Control Number: 2022-19

BIMES Classification (2022): 231122-0019

Pages: 17

RNA: 03-2010-032610115700-14

ECORFAN-México, S.C.
143 – 50 Itzopan Street
La Florida, Ecatepec Municipality
Mexico State, 55120 Zipcode
Phone: +52 1 55 6159 2296
Skype: ecorfan-mexico.s.c.
E-mail: contacto@ecorfan.org
Facebook: ECORFAN-México S. C.
Twitter: [@EcorfanC](https://twitter.com/EcorfanC)

www.ecorfan.org

Holdings

| | | |
|---------|-------------|------------|
| Mexico | Colombia | Guatemala |
| Bolivia | Cameroon | Democratic |
| Spain | El Salvador | Republic |
| Ecuador | Taiwan | of Congo |
| Peru | Paraguay | Nicaragua |

Contenido



1. Introducción



2. Motivación



3. Antecedentes



4. Objetivo General



5. Metodología



6. Resultados




7. Referencias

Introducción




Introducción



The semiconductor value chain is truly global and relies on the specialized capabilities of different geographic areas

Illustrative: The global journey of a smartphone application processor



ANTECEDENTES

Beijing, China



- A fast on-chip debugging design for RISC-V processor
- A novel method for on-chip debugging based on RISC-V processor

Warsaw, Poland

Serial Wire Debug Open Framework for Low-Level Embedded Systems Access



Seúl, Corea


Reusable Embedded Debugger for 32bit RISC Processor Using the JTAG Boundary Scan Architecture



Objetivo general


Diseñar e implementar la unidad lógica de depuración y programación para un procesador RISC-V.

JTAG




Estándar JTAG

Permite el control total del sistema objetivo a nivel de hardware.



Metodología




Arquitectura de
computadoras

RISC-V

JTAG


Módulo de
depuración





Referencias


- Antonio Varas, R. V. (Abril de 2021). Strengthening the Supply Chain for the Next Decade of Innovation. Semiconductor Industry Association (SIA).
- KUEN-JONG LEE, Z.-Y. L.-C. (Abril 4, 2022). A Secure JTAG Wrapper for SoC Testing and Debugging. IEEE-Access, 10.
- Panesar, G. (07 de Mayo de 2018). RISC-V Debug Specification Tutorial. Barcelona. Barcelona.
- Shan Gao, D. W. (2022). A novel method for on-chip debugging based on RISC-V processor. EDP Sciences, 5.
- Shan Gao, W. X. (2021). A fast on-chip debugging design for RISC-V. Journal of Physics: Conference Series, 5.
- Tomasz CEDRO, M. K. (2012). LibSWD Serial Wire Debug Open Framework for Low-Level Embedded Systems Access. Federated Conference on Computer Science and Information Systems, 615-620.


Von Neumann




Harvard








A fast on-chip debugging design for RISC-V processor



A novel method for on-chip debugging based on RISC-V processor





ECORFAN®

© ECORFAN-Mexico, S.C.

No part of this document covered by the Federal Copyright Law may be reproduced, transmitted or used in any form or medium, whether graphic, electronic or mechanical, including but not limited to the following: Citations in articles and comments Bibliographical, compilation of radio or electronic journalistic data. For the effects of articles 13, 162,163 fraction I, 164 fraction I, 168, 169,209 fraction III and other relative of the Federal Law of Copyright. Violations: Be forced to prosecute under Mexican copyright law. The use of general descriptive names, registered names, trademarks, in this publication do not imply, uniformly in the absence of a specific statement, that such names are exempt from the relevant protector in laws and regulations of Mexico and therefore free for General use of the international scientific community. BIMES is part of the media of ECORFAN-Mexico, S.C., E: 94-443.F: 008- (www.ecorfan.org/booklets)